Skip to content

ci: workflow: add build & run#7

Draft
roma-jam wants to merge 7 commits into
mainfrom
pr-add-uhc-test-workflow
Draft

ci: workflow: add build & run#7
roma-jam wants to merge 7 commits into
mainfrom
pr-add-uhc-test-workflow

Conversation

@roma-jam
Copy link
Copy Markdown
Collaborator

@roma-jam roma-jam commented May 13, 2026

Description

Add a small workflow that builds and runs the uhc test on the self-hosted runner with esp32s3 board.

Collective PR

Commits description in their order

  1. UHC DWC2 driver initial support
  2. nRF54LM20 vendor quirks
  3. UHC driver test and current workflow

Relates


@roma-jam roma-jam self-assigned this May 13, 2026
@roma-jam roma-jam force-pushed the pr-add-uhc-test-workflow branch 3 times, most recently from 1be7f38 to d2bc38e Compare May 13, 2026 20:50
@roma-jam roma-jam changed the title ci: workflow: add simple uhc test build & run ci: workflow: add build & run May 13, 2026
@roma-jam roma-jam force-pushed the pr-add-uhc-test-workflow branch from d2bc38e to 3726a52 Compare May 13, 2026 21:06
@roma-jam roma-jam force-pushed the pr-add-uhc-test-workflow branch 8 times, most recently from 34ae48c to 3198741 Compare May 15, 2026 14:11
@roma-jam roma-jam force-pushed the pr-add-uhc-test-workflow branch 2 times, most recently from c6f3412 to 9f01cd6 Compare May 15, 2026 16:43
Get core revision:
Different core revisions require different hanlding.
To have an option to get the revision and apply different
logic add the possibility to read masked revision from
GSNPSID register.

Set PHY Low Power Clock Select:
For the HS UTMI+ PHY interface uses 48MHz for Low speed devices,
instead of 480 MHz. We need to configure this after port
completed a reset.

Signed-off-by: Roman Leonov <jam_roma@yahoo.com>
@roma-jam roma-jam force-pushed the pr-add-uhc-test-workflow branch 8 times, most recently from 872e520 to 3f277ed Compare May 21, 2026 12:00
@roma-jam roma-jam force-pushed the pr-add-uhc-test-workflow branch from 3f277ed to 41a5838 Compare May 22, 2026 15:30
Note: Control transfers only

Add initial usb host driver for Synopsys DWC2 with vendor quirks.

Signed-off-by: Roman Leonov <jam_roma@yahoo.com>
Josuah Demangeon and others added 5 commits May 22, 2026 18:46
Add vendor quirks for nRF54LM20 PHY configuration for DWC2 in host mode.
Given the PHY is powered from USB, the PHY needs to be configured and
powered on before registers can be accessed or the SoC freezes on any
register access.

Signed-off-by: Josuah Demangeon <josuah.demangeon@nordicsemi.no>
Enable the DWC2 host controller, for now requiring external power to be
provided to the VBUS pin, however usable.

Signed-off-by: Josuah Demangeon <josuah.demangeon@nordicsemi.no>
Small refactoring and logic change for nrf vendor quirks.

Signed-off-by: Roman Leonov <jam_roma@yahoo.com>
Add a simple workflow to build and run uhc on self hosted runner.

Signed-off-by: Roman Leonov <jam_roma@yahoo.com>
Add a small test for uhc driver with control transfer scenarios.

Signed-off-by: Roman Leonov <jam_roma@yahoo.com>
@roma-jam roma-jam force-pushed the pr-add-uhc-test-workflow branch from 41a5838 to 1d918df Compare May 22, 2026 16:47
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant